The HDMI CEC IP Core is a full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The HDMI CEC IP can be implemented in any technology.

The HDMI CEC IP core supports HDMI CEC version 1.4b and 2.0 standards. It can also supports a variety of host bus interfaces for easy adoption into any design architecture - AHB, APB, OCP, Wishbone, VCI, Avalon PLB, Wishbone or custom buses.

The HDMI CEC IP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The HDMI CEC IP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.