The USB PD Controller IIP Core is full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The USB PD Controller IIP can be implemented in any technology.

The USB PD Controller IIP core supports USB PD 3.1/3.0/2.0 and 1.0 Specifications. It can also support a variety of host bus interfaces for easy adoption into any design architecture – AHB,AHB-Lite,APB,AXI,AXI-Lite,Tilelink,OCP,VCI,Avalon,PLB,Wishbone or custom buses.

The USB PD Controller IIP is delivered in Verilog RTL that can be implemented in an ASIC or FPGA. The USB PD Controller IIP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.